

#### The Flexible Open-Source Networking Platform

Noa Zilberman University of Cambridge

1



- I. Overview
- II. Hardware overview
- **III. Research projects**
- **IV.** Teaching
- V. Community and Events
- **VI.** Conclusion




#### **Section I: Overview**



#### **NetFPGA = Networked FPGA**

#### A line-rate, flexible, <u>open networking</u> <u>platform</u> for teaching and research






#### NetFPGA consists of...

#### Four elements:

- NetFPGA board
- Tools + reference designs




• Community







## **NetFPGA Family of Boards**




NetFPGA-1G-CML (2014)




#### **NetFPGA board**

Networking Software running on a standard PC

A hardware accelerator built with Field Programmable Gate Array driving 1/10/ 100Gb/s network links





#### **Tools + Reference Designs**

#### **Tools:**

- Compile designs
- Verify designs
- Interact with hardware

#### **Reference designs:**

- Router (HW)
- Switch (HW)
- Network Interface Card (HW)
- Router Kit (SW)
- SCONE (SW)



# Community

#### Wiki

- Documentation
  - User's Guide "so you just got your first NetFPGA"
  - Developer's Guide "so you want to build a ..."
- Encourage users to contribute

#### Forums

- Support by users for users
- Active community 10s-100s of posts/week



# **International Community**

# Over 1,000 users, using 3,115 cards at 150 universities in 40 countries





# **NetFPGA's Defining Characteristics**

#### Line-Rate

- Processes back-to-back packets
  - Without dropping packets
  - At full rate
- Operating on packet headers
  - For switching, routing, and firewall rules
- And packet payloads
  - For content processing and intrusion prevention

#### Open-source Hardware

- Similar to open-source software
  - Full source code available
  - BSD-Style License for 1G and LGPL 2.1 for 10G
- But harder, because
  - Hardware modules must meeting timing
  - Verilog & VHDL Components have more complex interfaces
  - Hardware designers need high confidence in specification of modules



# **Test-Driven Design**

#### Regression tests

- Have repeatable results
- Define the supported features
- Provide clear expectation on functionality

#### Example: Internet Router

- Drops packets with bad IP checksum
- Performs Longest Prefix Matching on destination address
- Forwards IPv4 packets of length 64-1500 bytes
- Generates ICMP message for packets with TTL <= 1</li>
- Defines how to handle packets with IP options or non IPv4

... and dozens more ...

Every feature is defined by a regression test



# Who, How, Why

#### Who uses the NetFPGA?

- Researchers
- Teachers
- Students

#### How do they use the NetFPGA?

- To run the Router Kit
- To build modular reference designs
  - IPv4 router
  - 4-port NIC
  - Ethernet switch, ...

#### Why do they use the NetFPGA?

- To measure performance of Internet systems
  - To prototype new networking systems



#### **Section II: Hardware Overview**



# **NetFPGA-1G-CML**

- FPGA Xilinx Kintex7
- 4x 10/100/1000 Ports
- PCle Gen.2 x4
- QDRII+-SRAM, 4.5MB
- DDR3, 512MB
- SD Card

Available Now

Expansion Slot





# **NetFPGA-10G**

- FPGA Xilinx Virtex5
- 4 SFP+ Cages
  - 10G Support
  - 1G Support
- PCle Gen.1 x8
- QDRII-SRAM, 27MB
- RLDRAM-II, 288MB
- Expansion Slot






Available Now

# **NetFPGA SUME**


# Mallahle Call A FPGA Xilinx Virtex7

- 4 SFP+ Cages
  - 10G Support
  - 1G Support
- 18x13.1Gb/s Additional Serial Links
- PCle Gen.3 x8
- QDRII+-SRAM, 3x72Mb, 500MHz
- DDR3 SoDIMM, 2x4GB, 1866MT/s
- Expansion Slot
- Micro-SD





# **Beyond Hardware**



- NetFPGA Board
- Xilinx EDK based IDE
- Reference designs with ARM AXI4
- Software (embedded and PC)
- Public Repository
- Public Wiki



#### **Section III: Research Projects**



# **OpenFlow**

- The most prominent NetFPGA success
- Has reignited the Software Defined Networking movement
- NetFPGA enabled OpenFlow
  - A widely available open-source development platform
  - Capable of line-rate and
- was, until its commercial uptake, the reference platform for OpenFlow.



- ach

# **Contributed Projects**

Platform	Project	Contributor
1G	OpenFlow switch	Stanford University
	Packet generator	Stanford University
	NetFlow Probe	Brno University
	NetThreads	University of Toronto
	zFilter (Sp)router	Ericsson
	Traffic Monitor	University of Catania
	DFA	UMass Lowell
10G	Bluespec switch	MIT/SRI International
	Traffic Monitor	University of Pisa
	NF1G legacy on NF10G	Uni Pisa & Uni Cambridge
	Simple/better DMA core	Stanford RAMcloud project



Past

# **Some Ongoing Projects**

# · Computing


- Stand alone computing unit (CHERI soft core)
- Security and capabilities over NetFPGA-10G (Cambridge & SRI)

#### Measurements

- Open Source Network Tester (6 contrib groups)
- Accurate Internet measurements (Cambridge & TAU)
- SDN
  - OpenFlow switch 1.4 (Cambridge & SRI)








Soft processors: processors in the FPGA fabric
User uploads program to soft processor
Easier to program software than hardware in the FPGA
Could be customized at the instruction level



#### **Open Source Network Tester**

Long development cycles and high cost create a requirement for open-source network testing

- Open-source hardware platform
- For research and teaching community



www.osnt.org

high-performance (40GbE support)

- low-cost (\$1600, cost of NF board)
- flexible
- scalable
- open-source community



#### **OSNT Use Cases**

2185811 OSNT flexibility provides support for a wide range of use-cases

- OSNT-TG (Traffic Generator)
  - A single card, generating packets on four 10GbE ports
- OSNT-MON (Traffic Monitor)
  - a single card, capturing packets from four 10GbE ports

#### Hybrid OSNT


- the combination of OSNT-TG and OSNT-MON
- On a single card

#### Scalable OSNT


- Coordinating multiple generators and monitors
- Synchronized by a common time-base



#### **OSNT-Mon Performance**



# NetFPGA SUME A Technology Enabler





FUIUR®

# **100Gb/s Aggregation**

# Need a development platform that can aggregate 100Gb/s for:

- Operating systems
- Protocols beyond TCP

#### NetFPGA SUME can:

- Aggregate 100Gb/s
   as Host Bus Adapter
- Be used to create large scale switches



- UIUI®

Non-Blocking


100Gb/s

300Gb/s Switch

Cost: ~\$5000

# **Power Efficient MAC**

- Need for 100Gb/s power-saving MAC design (e.g. lights-out MAC)
- Porting MAC design to SUME permits:
  - Power measurements
  - Testing protocol's response
  - Reconsideration of power-saving mechanisms
  - Evaluating suitability for complex architectures and systems






FUILITE

# Interconnect

#### Novel Architectures with line-rate performance

- A lot of networking equipment
- Extremely complex
- NetFPGA SUME allows prototyping a *complete* solution



#### Camcube N x N xN Hyper-cube



FUITURE

# How might we use NetFPGA?

- Wieldin accurate fait, survey about would be the there is a list I created:
- Evaluate new packet classifiers
  - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- ProvaBuildvanuageurategefast, aline-vatet NetDuanmy/nistnetrelencentthing>
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works

#### e.g. Ate free libre libre with the the transfer own monitoring card

- MOOSE implementation
- IP address anonymization
- SSL dEvaluate mew packet classifiers
- Xen specialist(and application classifiers, and other neat network apps....)
- computational co-processor
- Distributed computational co-processor

#### Pv6 a Received computational co-processor Pv6 a Received a full line-rate next-generation Ethernet-field breaker partition for flexible NIC API evaluations

- IPv6 IPv4 gateway (6in4, 4in6, 6over4, 4over6, ....)
- Netflow v9 reference
- PSAM refine any of Jon Crowcrofts' ideas (Sourceless ip routing afor a story (hp) reference implementation IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)

#### or "escalators" (from gridprobe) for faster network monit fr Metarouting in a different implementation (dedicated Firewall reference

- GPS parate Chasa he hings
- High-Speed Host Bus Adapter reference implementations
  - Infiniband

#### Provable hardware (using a C# implementation and kiewi with (netflow, ACL, ...)

- **h**Fiber/Channel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)

#### Routi Hardware supporting Virtual Routers

Internet exchange route accelerator

#### etFEECk that some brave new idea actually works

- Hardware channel bonding reference implementation **TCP** sanitizer
- Other protocol sanitizer (applications... UDP DCCP, etc.)
- Full and complete Crypto NIC
- IPSec endpoint/ VPN appliance
  - VLAN reference implementation
- metarouting implementation
  - intelligent proxy
  - application embargo-er
  - Layer-4 gateway
  - h/w gateway for VoIP/SIP/skype
  - h/w gateway for video conference spaces
- security pattern/rules matching
- Anti-spoof traceback implementations (e.g. BBN stuff)
- IPtv multicast controller
- Intelligent IP-enabled device controller (e.g. IP cameras or IP powerm

- snmp statistics reference implementation
- sflow (hp) reference implementation

- implementation of zeroconf/netconf configuration language for route
- h/w openflow and (simple) NOX controller in one...
- - inline compression
  - hardware accelorator for TOR
  - load-balancer

  - active measurement kit
  - network discovery tool
  - passive performance measurement
  - active sender control (e.g. performance feedback fed to endpoints for
  - Prototype platform for NON-Ethernet or near-Ethernet MACs
    - **Optical LAN (no buffers)**

## How might YOU use NetFPGA?

- Build an accurate, fast, line-rate NetDummy/nistnet element
- A flexible home-grown monitoring card
- Evaluate new packet classifiers
  - (and application classifiers, and other neat network apps....)
- Prototype a full line-rate next-generation Ethernet-type
- Trying any of Jon Crowcrofts' ideas (Sourceless IP routing for example)
- Demonstrate the wonders of Metarouting in a different implementation (dedicated hardware)
- Provable hardware (using a C# implementation and kiwi with NetFPGA as target h/w)
- Hardware supporting Virtual Routers
- Check that some brave new idea actually works e.g. Rate Control Protocol (RCP), Multipath TCP,
- toolkit for hardware hashing
- MOOSE implementation
- IP address anonymization
- SSL decoding "bump in the wire"
- Xen specialist nic
- computational co-processor
- Distributed computational co-processor
- IPv6 anything
- IPv6 IPv4 gateway (6in4, 4in6, 6over4, 4over6, ....)
- Netflow v9 reference
- PSAMP reference
- IPFIX reference
- Different driver/buffer interfaces (e.g. PFRING)
- or "escalators" (from gridprobe) for faster network monitors
- Firewall reference
- GPS packet-timestamp things
- High-Speed Host Bus Adapter reference implementations
  - Infiniband
  - iscsi
  - Myranet
  - Fiber Channel
- Smart Disk adapter (presuming a direct-disk interface)
- Software Defined Radio (SDR) directly on the FPGA (probably UWB only)
- Routing accelerator
  - Hardware route-reflector
  - Internet exchange route accelerator

- Hardware channel bonding reference implementation
- TCP sanitizer
- Other protocol sanitizer (applications... UDP DCCP, etc.)
- Full and complete Crypto NIC
- IPSec endpoint/ VPN appliance
  - VLAN reference implementation
  - metarouting implementation
- virtual <pick-something>
- intelligent proxy
- application embargo-er
- Layer-4 gateway
- h/w gateway for VoIP/SIP/skype
- h/w gateway for video conference spaces
- security pattern/rules matching
- Anti-spoof traceback implementations (e.g. BBN stuff)
- IPtv multicast controller
- Intelligent IP-enabled device controller (e.g. IP cameras or IP powermed)
- DES breaker
- platform for flexible NIC API evaluations
- snmp statistics reference implementation
- sflow (hp) reference implementation
- trajectory sampling (reference implementation)
- implementation of zeroconf/netconf configuration language for route
- h/w openflow and (simple) NOX controller in one...
- Network RAID (multicast TCP with redundancy)
- inline compression
- hardware accelorator for TOR
- load-balancer
- openflow with (netflow, ACL, ....)
- reference NAT device
- active measurement kit
- network discovery tool
- passive performance measurement
- active sender control (e.g. performance feedback fed to endpoints for
- Prototype platform for NON-Ethernet or near-Ethernet MACs
  - Optical LAN (no buffers)



#### **Section IV: Teaching**



## **NetFPGA in the Classroom**

#### Stanford University

•EE109 "Build an Ethernet Switch" Undergraduate course for all EE students http://www.stanford.edu/class/ee109/ •CS344 "Building an Internet Router" (since '05) Quarter-long course targeted at graduates http://cs344.stanford.edu

•Rice University
 •Network Systems Architecture (since '08)
 http://comp519.cs.rice.edu/

#### Cambridge University

•Build an Internet Router (since '09) Quarter-long course targeted at graduates http://www.cl.cam.ac.uk/teaching/current/P33/

#### University of Wisconsin

•CS838 "Rethinking the Internet Architecture" http://pages.cs.wisc.edu/~akella/CS838/F09/

•University of Bonn •"Building a Hardware Router" http://bit.ly/Kmo0rA

See: http://netfpga.org/teachers.html



# **Components of NetFPGA Course**

#### Documentation

- System Design
- Implementation Plan

#### Deliverables

- Hardware Circuits
- System Software
- Milestones

#### Testing

- Proof of Correctness
- Integrated Testing
- Interoperabilty

#### Post Mortem

- Lessons Learned




# **NetFPGA in the Classroom**

#### Stanford CS344: "Build an Internet Router"

- Courseware available on-line
- Students work in teams of three
  - 1-2 software
  - 1-2 hardware
- Design and implement router in 8 weeks
- Write software for CLI and PW-OSPF
- Show interoperability with other groups
- Add new features in remaining two weeks
  - Firewall, NAT, DRR, Packet capture, Data generator, ...





#### NetFPGA

# **Typical NetFPGA Course Plan**

Week	Software	Hardware	Deliver			
1	Verify Software Tools	Verify CAD Tools	Write Design Document			
2	Build Software Router	Build Non-Learning Switch	Run Software Router			
3	Cmd. Line Interface	Build Learning Switch	Run Basic Switch			
4	Router Protocols	Output Queues	Run Learning Switch			
5	Implement Protocol	Forwarding Path	Interface SW & HW			
6	Control Hardware	Hardware Registers	HW/SW Test			
7	Interoperate So	Router Submission				
8	Plan New Ac	Ivanced Feature	Project Design Plan			
9	Show new Ad	dvanced Feature	Demonstration			



#### **Presentations**



Stanford CS344

#### http://cs344.stanford.edu



Cambridge P33

http://www.cl.cam.ac.uk/teaching/0910/P33/



#### **Section VI: Where Next?**



#### To get started with your project

- 1. New Software ideas? get familiar with the hostsystems of the current reference (C and java)
- 2. replace them at will; no egos will be hurt OR
- 1. New Hardware ideas? get familiar with hardware description language
- 2. Prepare for your project
  - a) Become familiar with the NetFPGA yourself
  - b) Go to a hands-on event

# Good practice is familiarity with hardware and software.... (and it isn't that scary - honest)

## Scared by Verilog? Try our Online Verilog tutor (with NetFPGA extensions)

www-netfpga.cl.cam.ac.uk



Cambridge Verilog Tutor for NetFPGA



#### Cambridge Verilog Tutor for NetFPGA

#### Getting Started

Welcome to the Cambridge Verilog Tutor. This is a resource for students to learn the basics of Verilog.

Cambridge Users:	External Users:	Site information
Login via Raven	Login	For this website to function correctly, you are required to use a browser with cookies enabled, and which can create SSL connections.
Note:	Register or Reset account:	In addition, Javascript and Flash are used to help teach more effectivly, and enabling these
For users with raven accounts, no registration is	Email Address:	technologies is advised, but not strictly required.
necessary. Just log in and get started.	Register or Reset	We believe that this website conforms to todays web standards. Any modern browser should be able to cope but there may be issues with older browsers.

Support for NetFPGA enhancements provided by redgate



#### Go to a hands-on camp





#### Check out http://www.netfpga.org/events.html

#### Get a hands-on tutorial



## Start with a board....

#### For US Universities (donations available)

http://netfpga.org/donation\_request.html

# For Non-US Universities (donations available)

http://www.xilinx.com/member/xup/donation/request.htm

#### **For Non-Universities**

- <u>http://www.hitechglobal.com/Boards/PCIExpress\_SFP+.htm</u>
- <u>http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,1</u>
   <u>228&Prod=NETFPGA-1G-CML</u>



# Acknowledgments (I)

#### NetFPGA Team at Stanford University (Past and Present):

Nick McKeown, Glen Gibb, Jad Naous, David Erickson, G. Adam Covington, John W. Lockwood, Jianying Luo, Brandon Heller, Paul Hartke, Neda Beheshti, Sara Bolouki, James Zeng, Jonathan Ellithorpe, Sachidanandan Sambandan, Eric Lo **NetFPGA Team at University of Cambridge (Past and Present):** Andrew Moore, David Miller, Muhammad Shahbaz, Martin Zadnik Matthew Grosvenor, Yury Audzevich, Neelakandan Manihatty-Bojan, Georgina Kalogeridou, Jong Hun Han, Noa Zilberman, Gianni Antichi, Marco

Forconesi

#### All Community members (including but not limited to):

Paul Rodman, Kumar Sanghvi, Wojciech A. Koszek, Yahsar Ganjali, Martin Labrecque, Jeff Shafer, Eric Keller, Tatsuya Yabe, Bilal Anwer, Yashar Ganjali, Martin Labrecque

Kees Vissers, Michaela Blott, Shep Siegel



## Acknowledgements (II)















DIGILENT





# ALGO-LOGIC



<u>Disclaimer:</u> Any opinions, findings, conclusions, or recommendations expressed in these materials do not necessarily reflect the views of the National Science Foundation or of any other sponsors supporting this project.

Google

This effort is also sponsored by the Defense Advanced Research Projects Agency (DARPA) and the Air Force Research Laboratory (AFRL), under contract FA8750-11-C-0249. This material is approved for public release, distribution unlimited. The views expressed are those of the authors and do not reflect the official policy or position of the Department of Defense or the U.S. Government.






#### **Thank You!**




#### **Appendix I: Example**




# **Operational IPv4 router**


















# **Observing the routing tables**



le Windo	w	KO	uter Contro	Palle	1						Ŀ
_	Quickstart										
Configurat		tails									
configura	uon statistics De										
Router	Configuration										
	Juniganation										
Interface (	Configuration									Load Fr	
internate o	Juniyuration										um
	Port Number		MAC Ad	ldress					Addre	SS	
			00:00:01:01				2.168.				
			00:00:01:02				2.168.				
			00:00:01:03				2.168.				
		\$100.00.	00.00.01.04			113	2.108.	10.2			
Routing T	able									Re	eset
Modified	Index Destination IP A.	. Subnet Mask	NextHop IP A.	. MACO	CPUO	MAC1	CPU1	MAC2	CPU2	MAC3	CP
	0 192.168.15.0	255.255.2	0.0.0.0							V	
	1 192.168.14.0	255.255.2	192.168.3.2	~							
	2 192.168.13.0	255.255.2	192.168.3.2	~							
	3 192.168.12.0	255.255.2	192.168.3.2	~							
	4 192.168.11.0	255.255.2	192.168.3.2	~							
	5 192.168.10.0	255.255.2	192.168.3.2	~							
	6 192.168.9.0	255.255.2		~							
	7 192.168.8.0	255.255.2	192.168.3.2	~							
	8 192.168.7.0	255.255.2		~							
	9 192.168.6.0	255.255.2		~							
	10 192.168.5.0	255.255.2	192.168.3.2	V							
										Re	eset
ARP Table											
	4odified	Index	IP A	Address			Ne)	t Hop N	AC Ad	dress	
		Index	IP 4 0 192.168.3.2			00:00	Ne) 0:00:00		IAC Ad	Idress	
		Index	0 192.168.3.2 1 192.168.15	2		00:00	):00:00 ):00:00	:04:04 :0d:01	MAC Ad	Idress	
		Index	0 192.168.3.2 1 192.168.15 2 0.0.0	2		00:00	00:00	:04:04 :0d:01	MAC Ad	Idress	
		Index	0 192.168.3.2 1 192.168.15 2 0.0.0.0 3 0.0.0.0	2		00:00	0:00:00 0:00:00 0:00:00 0:00:00	:04:04 :0d:01 :00:00 :00:00	MAC Ad	ldress	
		Index	0 192.168.3.2 1 192.168.15 2 0.0.0.0 3 0.0.0.0 4 0.0.0.0	2		00:00 00:00 00:00 00:00	0:00:00 0:00:00 0:00:00 0:00:00 0:00:00	:04:04 :0d:01 :00:00 :00:00 :00:00	MAC Ad	Idress	
		Index	0 192.168.3.2 1 192.168.15 2 0.0.00 3 0.0.0 4 0.0.0 5 0.0.0	2		00:00 00:00 00:00 00:00	00:00 0:00:00 0:00:00 0:00:00 0:00:00	:04:04 :0d:01 :00:00 :00:00 :00:00	MAC Ad	Idress	
		Index	0 192.168.3.2 1 192.168.15 2 0.0.0.0 3 0.0.0.0 4 0.0.0.0 5 0.0.0.0 6 0.0.0.0	2		00:00 00:00 00:00 00:00 00:00	00:00 0:00:00 0:00:00 0:00:00 0:00:00 0:00:0	:04:04 :0d:01 :00:00 :00:00 :00:00 :00:00 :00:00	MAC Ad		
ARP Table		Index	0 192.168.3.2 1 192.168.15 2 0.0.0.0 3 0.0.0.0 4 0.0.0.0 5 0.0.0.0 6 0.0.0.0 7 0.0.0.0	2		00:00 00:00 00:00 00:00 00:00 00:00	0:00:00 0:00:00 0:00:00 0:00:00 0:00:00 0:00:0	:04:04 :0d:01 :00:00 :00:00 :00:00 :00:00 :00:00 :00:00	MAC Ad		
		Index	0 192.168.3.2 1 192.168.15 2 0.0.0.0 3 0.0.0.0 4 0.0.0.0 5 0.0.0.0 6 0.0.0.0 7 0.0.0 8 0.0.0.0	2		00:00 00:00 00:00 00:00 00:00 00:00 00:00	000000 00000 00000 00000 00000 00000 0000	:04:04 :00:00 :00:00 :00:00 :00:00 :00:00 :00:00	MAC Ad		
			0 192.168.3.2 1 192.168.15 2 0.0.0.0 4 0.0.0.0 5 0.0.0.0 6 0.0.0 7 0.0.0 8 0.0.0 9 0.0.0 9 0.0.0	2		00:00 00:00 00:00 00:00 00:00 00:00 00:00	1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00	:04:04 :00:00 :00:00 :00:00 :00:00 :00:00 :00:00	MAC Ad		
			0 192.168.3.2 1 192.168.15 2 0.0.0.0 3 0.0.0.0 5 0.0.0.0 5 0.0.0.0 6 0.0.0.0 8 0.0.0.0 9 0.0.0.0 10 0.0.0	2		00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00	1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00	:04:04 :00:00 :00:00 :00:00 :00:00 :00:00 :00:00	MAC Ad		
			0 192.168.3.2 1 192.168.15 2 0.0.0.0 4 0.0.0.0 5 0.0.0.0 6 0.0.0.0 8 0.0.0.0 9 0.0.0.0 9 0.0.0.0 10 0.0.0.0 11 0.0.0.0	2		00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00	00:00:00 00:00:00 00:00:00 00:00:00 00:00:00 00:00:00 00:00:00 00:00:00 00:00	:04:04 :00:00 :00:00 :00:00 :00:00 :00:00 :00:00	MAC Ad		
			0 192.168.3.2 1 192.168.15 2 0.0.0.0 3 0.0.0.0 5 0.0.0.0 5 0.0.0.0 6 0.0.0.0 8 0.0.0.0 9 0.0.0.0 10 0.0.0	2		00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00 00:00	1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00 1:00:00	:04:04 :00:00 :00:00 :00:00 :00:00 :00:00 :00:00	MAC Ad		

#### Columns:

- Subnet address
- Subnet mask
- Next hop IP
- Output ports

	Router Control Panel		(2)	0/x)	12	http://192.168.10.1.video.ed/hd.asf	VLC media player
w			1166	and the second	Media Playback	Audio Video Jools View Help	
Quickstart				10			
tion Statistics Detail	<b>B</b>				NIGES		and the same
Configuration				1000			
Configuration			Load From File			and the second second	
Port Number	MAC Address	P	Address				
	0 00 00 00 00 04 01	192 168 6 1 192 168 5 2			E TREE T		A CONTRACTOR OF
	2 00 00 00 00 00 04 02	192 168 4 2					Sign -
	3 00 00 00 00 04 04	192 168 3 2					
able			Reset Entr				
	net Mark NextHop IF MACO C		And a state of the state of the				
0 192 168 15 0 255	255 2 192 168 3 1		D X DI	-	CARLES .		
	255 2 192 168 3 1 255 2 192 168 3 1 255 2 192 168 3 1 2		H N H	A PARTY RECEIPT	100		
3 192 168 12 0 255	255 2 192 168 6 2		3 8 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	A DECEMBER OF		
4 192 168 11 0 255	255.2 192.168.6.2		885	distantia a	SHEET ST		
5 192 168 10.0 255	255 2 192 168 6 2 e 255 2 192 168 6 2 e 255 2 192 168 6 2 e	8 8 8 8	888			(ii)	
7303 16860 516	APP 2 100 100 10	四十四十回十回十	A 14 14				
	255 2 1392 268 6 2 1 20		and the second second	<ul> <li>A statistic distance</li> </ul>	and the second second	1 (2017) (2017)	
81192.168.7.0	255.2 192.168.6.2 1 10		888		and the second second	Sin Six	
81192.168.7.0	2552 132 1486 2 2552 132 1486 2 2552 0.060 2 2552 0.060			•		0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	25512 0000 0		Reset Lat			Contract Contract	video
613214870227 913214860255 1015216850255	2551_0000 2 2551_0000 2 2552_0000 2 2552_00000 2 2552_0000 2 2552_0000 2 2552_0000 2 2552_0000 2 2552_0000 2 2552_0000 2 2552_0000 2 2552_0000 2 2552_000000000000000000000000000000000	Mest Hesp M. 00 13 27 50 04 50	Real Property and the second			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	255 2 0 0 0 0 2 255 2 0 0 0 0 2 255 3 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	00 15 17 50 04 50	Real Property and the second			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	255 2 0 0 0 0 2 255 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00 15 17 50 04 50 00 00 00 00 01 01 00 00 00 00 00 07 04	Real Property and the second			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	Provide         Provide <t< td=""><td>00 15 17 50 04 50</td><td>Real Property and the second</td><td></td><td></td><td>0.1/video/ed_hd.asf</td><td></td></t<>	00 15 17 50 04 50	Real Property and the second			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	PADDress         PADDress           0125 2         0.0 0.0         0           255 2         0.0 0.0         0           255 2         0.0 0.0         0           0125 2         0.0 0.0         0           0127 168 4.1         1.192 168 3.1           215 2 168 0.0         0           70 0.0 0         40.0 0           50.0 0.0         50.0 0.0	00 15 17 50 04 50 60 00 00 00 01 01 60 00 00 00 07 04 60 00 00 00 00 00 00 60 00 00 00 00 00 60 00 00 00 00 00 60 00 00 00 00 00	Real Property and the second			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	PAD2         PAD2         PAD2           2552         0.000         P           2552         0.000         P           019216841         1         1           21921683         2         19263           21921683         2         19260           20000         40000           40000         6000	00 15 17 50 04 50 60 00 00 00 01 01 60 00 00 00 00 07 04 60 00 00 00 00 00 00 60 00 00 00 00 00	Read of the second s			0.1/video/ed_hd.asf	
6132,148.7.0 (27) 9132,148.6.0 (27) 10132,148.5.0 (27)	PADDress         PADDress           0125 2         0.0 0.0         0           255 2         0.0 0.0         0           255 2         0.0 0.0         0           0125 2         0.0 0.0         0           0127 168 4.1         1.192 168 3.1           215 2 168 0.0         0           70 0.0 0         40.0 0           50.0 0.0         50.0 0.0	00 15 17 50 04 50 60 00 00 00 01 01 60 00 00 00 07 04 60 00 00 00 00 00 00 60 00 00 00 00 00 60 00 00 00 00 00 60 00 00 00 00 00	Read of the second s			0.1/video/ed_hd.asf	
€[192] 148 7 0 (27) 9[192] 148 6 0 (27) 10[192] 168 5 0 (25)	Process         Process <t< td=""><td><math display="block">\begin{array}{c} 60 \ 15 \ 17 \ 60 \ 46 \ 50 \\ 00 \ 00 \ 00 \ 00 \ 00 \ 101 \\ 00 \ 00 \</math></td><td>Read of the second s</td><td></td><td></td><td>0.1/video/ed_hd.asf</td><td></td></t<>	$\begin{array}{c} 60 \ 15 \ 17 \ 60 \ 46 \ 50 \\ 00 \ 00 \ 00 \ 00 \ 00 \ 101 \\ 00 \ 00 \$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	PADDress         PADDress           255 2         0.0.0         0           255 2         0.0.0         0           255 2         0.0.0         0           255 2         0.0.0         0           255 2         0.0.0         0           200 2         0.00         0           2122 168 4         1         1.152 168 5           2122 168 6         2         70.000           40.000         50.000         0           70.000         60.00         0           70.000         00.00         0           70.000         0         0           70.000         0         0           70.000         0         0           70.000         0         0	$\begin{array}{c} 00 \ 15 \ 17 \ {\rm bc} \ 04 \ {\rm bb} \\ 00 \ 00 \ 00 \ 00 \ 00 \ 01 \ 01 \\ 00 \ 00 \$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	Part Provide         Paddress           2552         0.000         255           2552         0.000         255           2552         0.000         255           2552         0.000         255           2552         0.000         255           2552         20.000         255           2552         20.000         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           255         255         255           255         255         255           255         255         2555           255         2555	$\begin{array}{c} 60 \ 15 \ 17 \ 60 \ 46 \ 50 \\ 00 \ 00 \ 00 \ 00 \ 00 \ 101 \\ 00 \ 00 \$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	Part Mercel         Paddress           2552         0.000         Paddress           2553         0.000         Paddress           01321683         1         1           1252158         1         1           21522         16634         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           21521683         1         1           2152000         1         1           210000         1         1           120000         1         1           120000         1         1	$\begin{array}{c} 00 \ 15 \ 17 \ {\rm bc} \ 04 \ {\rm bc} \\ 00 \ 00 \ 00 \ 00 \ 00 \ 10 \ 11 \\ 00 \ 00 \$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	Process         P Address           2552         0.000         255           2552         0.000         255           2552         0.000         255           2552         0.000         255           2552         0.000         255           2552         0.000         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           2552         255         255           255         255         255           255         255         255           255         255         255           255         255	$\begin{array}{c} 00, 15, 17 \mbox{ bot } 04 \mbox{ bot } 07, 014 \mbox{ bot } 07, 101 \mbox{ bot } 07, 014 \mbox{ bot } 08, 000 \mbox{ bot } 08, $	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	2011         100 100 0         2011           2012         2000         2011         2011           2012         2000         2011         2011         2011           2012         2000         2011         2011         2011         2011           2012         2010         2011 </td <td><math display="block">\begin{array}{c} 00 \ 15 \ 17 \ 50 \ 40 \ 50 \\ 00 \ 00 \ 00 \ 00 \ 01 \ 01 \\ 00 \ 00 \</math></td> <td>Read of the second s</td> <td></td> <td></td> <td>0.1/video/ed_hd.asf</td> <td></td>	$\begin{array}{c} 00 \ 15 \ 17 \ 50 \ 40 \ 50 \\ 00 \ 00 \ 00 \ 00 \ 01 \ 01 \\ 00 \ 00 \$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	223 2         120 149 0.0         2           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           1232 168 6 2         3         3         2           300 0 0         0         0         0         0           40 0 0 0         100 0 0         120 0 0         120 0 0           120 0 0 0         150 0 0         150 0 0         150 0 0           120 0 0 0         150 0 0         120 0 0         120 0 0           140 0	$\begin{array}{c} 00, 15, 17 \mbox{ bot } 04 \mbox{ bot } 07, 014 \mbox{ bot } 07, 101 \mbox{ bot } 07, 014 \mbox{ bot } 08, 000 \mbox{ bot } 08, $	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	225 2         0 0 0         2           255 2         0 0 0         2         2           255 2         0 0 0         2         2         2           255 2         0 0 0         2	$\begin{array}{c} 00, 15, 17 \mbox{ bold } 00, 00, 00, 00, 11, 17 \mbox{ bold } 00, 00, 00, 00, 10, 10, 10, 00, 00, 00,$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	223 2         120 149 0.0         2           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           235 2         0.0.0         0         0           1232 168 6 2         3         3         2           300 0 0         0         0         0         0           40 0 0 0         100 0 0         120 0 0         120 0 0           120 0 0 0         150 0 0         150 0 0         150 0 0           120 0 0 0         150 0 0         120 0 0         120 0 0           140 0	$\begin{array}{c} 0.15 \ 17 \ 50 \ 04 \ 50 \\ 0.0 \ 00 \ 00 \ 00 \ 01 \ 01 \\ 0.0 \ 00 \ 00 \ 00 \ 00 \ 00 \ 00 \\ 0.0 \ 00 \ 0$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	223 2         120 149 0.0         2           235 2         0.0.0         0         0           235 2         0.0.0         0         0         0           235 2         0.0.0         0         0         0         0           235 2         0.0.0         0	$\begin{array}{c} 0.15 \ 17 \ 50 \ 04 \ 50 \\ 0.0 \ 00 \ 00 \ 00 \ 01 \ 01 \\ 0.0 \ 00 \ 00 \ 00 \ 00 \ 00 \ 00 \\ 0.0 \ 00 \ 0$	Read of the second s			0.1/video/ed_hd.asf	
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	223 2         120 149 0.0         2           235 2         0.0.0         0         0           235 2         0.0.0         0         0         0           235 2         0.0.0         0         0         0         0           235 2         0.0.0         0	$\begin{array}{c} 0.15 \ 17 \ 50 \ 04 \ 50 \\ 0.0 \ 00 \ 00 \ 00 \ 01 \ 01 \\ 0.0 \ 00 \ 00 \ 00 \ 00 \ 00 \ 00 \\ 0.0 \ 00 \ 0$	Read of the second s			0.1/video/ed_hd.asf	video
8 192 198 7 0 (27) 9 192 148 6 0 (27) 10 192 148 5 0 (27)	223 2         120 149 0.0         2           235 2         0.0.0         0         0           235 2         0.0.0         0         0         0           235 2         0.0.0         0         0         0         0           235 2         0.0.0         0	$\begin{array}{c} 0.15 \ 17 \ 50 \ 04 \ 50 \\ 0.0 \ 00 \ 00 \ 00 \ 01 \ 01 \\ 0.0 \ 00 \ 00 \ 00 \ 00 \ 00 \ 00 \\ 0.0 \ 00 \ 0$	Read of the second s			0.1/video/ed_hd.asf	



## Review

- **NetFPGA as IPv4 router:**
- Reference hardware + SCONE software
- Routing protocol discovers topology

Demo:

- Ring topology
- •Traffic flows over shortest path
- •Broken link: automatically route around failure




#### **Appendix II: Example II**




### **Buffers in Routers**

- Internal Contention
- Pipelining
- Congestion





# **Buffer Sizing Story**



# Using NetFPGA to explore buffer size

- Need to reduce buffer size and measure occupancy
- Alas, not possible in commercial routers
- So, we will use the NetFPGA instead

#### **Objective:**

 Use the NetFPGA to understand how large a buffer we need for a single TCP flow.








# **Reference Router Pipeline**


#### Five stages

- Input interfaces
- Input arbitration
- Routing decision and packet modification
- Output queuing
- Output interfaces
- Packet-based
   module interface
- Pluggable design






# **Extending the Reference Pipeline**





## **Enhanced Router Pipeline**



# **Topology for Exercise 2**

Recall:


NetFPGA host PC is life-support: power & control

So:



NetFPGA running

extended reference router





# Review

NetFPGA as flexible platform: •Reference hardware + SCONE software •new modules: event capture and rate-limiting

#### Example 2:

#### Client & Router & Server topology

- Observed router with new modules
- Started tcp transfer, look at queue occupancy
- Observed queue change in response to TCP ARQ

