Energy-aware routing in IP networks

Youcef Magnouche, Jérémie Leguay, Feng Zeng

Data Communication Network Algorithm and Measurement Technology Laboratory Huawei Technologies France, Boulogne-Billancourt, 92100, France




Context & Motivations

- ▶ Information and Communication Technologies represent 10% of the global CO2 emissions
- ▶ 37% of these emissions are due to telecommunication infrastructures and their devices
- ► Networking devices are wasting a considerable amount of power
- Many resources (i.e., routers and links) are powered on without being fully utilized
- A node (router or switch) is composed of a set of boards. Each board has a set of chipsets an every chipset has a set of Serdes (= Port)
- We propose two methods to optimize the energy consumption


(Method 1) Turning On/Off Boards, Chipsets & Ports

Select routing paths & sub-devices to turn-off such that:

- ► Total saved energy is maximum
- ► The traffic demand is satisfied
- ► Keep at least 1 link in LAGs (avoid IGP disruptions)



Energy consumption of sub-devices



(Method 2) Multi-Frequency Chipsets & Serdes

Select routing paths such that:

- One frequency is selected for every Chipset and Serdes
- ► Total saved energy is maximum
- ► The traffic demand is satisfied

Device layout • SR policies Self-adaptation of frequencies

(Method 1) Mathematical model

(Method 2) Mathematical model

$d{\in}D \qquad \qquad k{\in}K \ p{\in}P^k$	$\max \sum_{\text{chipset } d \in D} \sum_{l \in L_d} e_d^l t_d^l - \sum_{k \in K} \sum_{p \in P^k} c_p x_p^k$ s.t. $\leftarrow \text{Energy saving}$
$ \begin{array}{ll} s.t. \\ t_d + t_{c_d} + t_{b_d} \leq 1, \\ \sum_{p \in P^k} x_p^k \geq 1 \forall k \in K, \\ \sum_{p \in P^k} b(k) \sum_{p \in P^k e \in p} x_p^k \leq c_e(1 - (t_u + t_{c(u)} + t_{b(u)})), \forall e \in E \\ \sum_{k \in K} b(k) \sum_{p \in P^k e \in p} x_p^k \leq c_e(1 - (t_u + t_{c(u)} + t_{b(u)})), \forall e \in E \\ \sum_{uv \in T} (t_u + t_{c(u)} + t_{b(u)}) \leq T - 1, \forall \text{trunk } T \subseteq E, \\ t_u + t_{c(u)} + t_{b(u)} = t_v + t_{c(v)} + t_{b(v)}, \forall uv \in E \\ t_d \in \{0, 1\}, \forall d \in D, \\ x_p^k \in \{0, 1\}, \forall k \in K, \forall p \in P^k. \end{array} $	$\begin{split} &\sum_{p \in P^k} x_p^k \geq 1 \forall k \in K, & \leftarrow \text{Demand constraints} \\ &\sum_{p \in P^k} y_d^l = 1 \forall d \in D, & \leftarrow \text{Frequency selection constraint} \\ &\sum_{l \in L_d} y_d^l = 1 \forall d \in D, & \leftarrow \text{Frequency selection constraint} \\ &\sum_{l \in L_d} b(k) \sum_{p \in P^k T \cap p = \emptyset} x_p^k \leq \sum_{l \in L_d} \sum_{(p_1, p_2) \in T} c_{p_1}^l t_{p_1}^l, & \forall \text{trunk } T \subseteq E & \leftarrow \text{Serdes Capacity constraint} \\ &\sum_{l \in L_d} b(k) \sum_{\text{serdes } p \in d} c_p^l t_p^l \leq \sum_{l \in L_d} c_d^l t_d^l, & \forall \text{chipset } d \subseteq D & \leftarrow \text{Chipset Capacity constraint} \\ &t_d^l \in \{0, 1\}, & \forall d \in D, l \in L_d, & \leftarrow \text{Integrality constraints} \end{split}$
(Method 1) Advantages	(Method 2) Advantages
 Compatible with current routers More energy saving thanks to the shut-down of sub-devices (even boards) 	 Fast adaptation to traffic in all scenarios Local energy saving mechanism (not controlled by NCE)
(Method 1) Drawbacks	(Method 2) Drawbacks
 Needs accurate traffic predictions Works mainly for networks with lots of LAGs Large reaction time in case of anomalies (wake-up time) 	 Sub-devices cannot be shut-down totally Needs frequent accurate traffic measurements Compatible only with last generation Chipsets and Serdes (does not work with boards)
Column generation based heuristic	
Relax integrality constraints Solve LP relaxation using Column generation	Impose integrality constraint on all variables
Telecom operator A (32 nodes, 992 demands, 40% of maximum traffic)	
Turning On/Off Boards, Chipsets & Ports	Multi-Frequency Chipsets & Serdes

